View GA50SICP12-227-15_8421357.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 1 of 12 silicon carbide junction transistor /schottky diode co - p ack features package ? 175 c maximum operating t emperature ? gate oxide free sic s witch ? optional gate return pin ? exceptional safe operating area ? integrated sic schottky rectifier ? excellent gain linearity ? temperature independent s witchi ng p erformance ? low output capacitance ? positive temperature coefficient of r ds,on ? suitable for connecting an anti - parallel d iode isolated baseplate sot -227 advantages applications ? compatible with si mosfet/igbt gate drive ics ? > 20 s short- circuit withstand capability ? lowest - in - class conduction losses ? high circuit efficiency ? minimal input signal distortion ? high amplifier bandwidth ? reduced cooling requirements ? reduced system size ? down hole oil drilling, geothermal instrumentation ? hybrid electric vehicles (hev) ? solar inverters ? switched - mode power supply (smps) ? power factor correction (pfc) ? induction heating ? uninterruptible power supply (ups) ? motor drives table of contents section i: absolute maximum ratings ................................ ................................ ................................ .......... 1 section ii: static electrical characteristics ................................ ................................ ................................ ... 2 section iii: dynamic electrical characteristics ................................ ................................ ............................ 2 section iv: figures ................................ ................................ ................................ ................................ .......... 4 section v: driving the ga50sicp12 - 227 ................................ ................................ ................................ ....... 8 section vi: pack age dimensions ................................ ................................ ................................ ................. 12 section vii: spice model parameters ................................ ................................ ................................ ......... 1 3 section i: absolute maximum ratings parameter symbol conditions value unit notes sic junction transistor drain ? source voltage v ds v gs = 0 v 12 00 v continuous drain current i d t c = 2 5c 8 0 a fig. 17 continuous drain current i d t c = 11 5c 5 0 a fig. 17 continuous gate current i g 3.5 a continuous gate return current i gr 3.5 a turn - off safe operating area rbsoa t vj = 175 o c, clamped inductive load i d,max = 50 @ v ds v dsmax a fig. 19 short circuit safe operating area scsoa t vj = 175 o c, i g = 1 a , v ds = 8 00 v, non repetitive >20 s reverse gate ? source voltage v sg 30 v reverse drain ? source voltage v sd 25 v power dissipation p tot t c = 25 c / 11 5 c, t p > 100 ms 265 / 10 6 w fig. 16 operating and storage temperature t stg - 55 to 175 c d g gr s d s gr g v ds = 12 00 v r ds(on) = 2 0 m i d (@ 25 c ) = 8 0 a i d (@ 11 5c ) = 50 a h fe (@ 25c ) = 100 pin d - d rain pin s - source pin gr - gate return pin g - g ate please note: the source and gate return pins are not exchangeable. their exchange might lead to malfunction.
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 2 of 12 parameter symbol conditions value unit notes free - w heeling sic d iode repetitive peak reverse voltage v rrm 1200 v continuous forward current i f t c 115 c 50 a rms forward current i f(rms) t c 11 5 c 87 a surge non - repetitive forward current, half sine wave i f sm t c = 25 c, t p = 10 ms t c = 11 5 c, t p = 10 ms 350 313 a non - repetitive peak forward current i f,max t c = 25 c, t p = 10 s 1625 a i 2 t value i 2 dt t c = 25 c, t p = 10 ms t c = 11 5 c, t p = 10 ms 450 300 a 2 s thermal characteristics thermal resistance, junction - case r thjc sic junction transistor 0.57 c/w fig. 20 thermal resistance, junction - case r thjc sic diode 0.53 c/w fig. 21 section ii: static electrical characteristics a: on state b: off state section iii: dynamic electrical characteristics a: capacitance and gate charge parameter symbol conditions value unit notes min. typical max. drain ? source on r esistance r ds(on) i d = 5 0 a, t j = 25 c i d = 5 0 a, t j = 1 5 0 c i d = 5 0 a, t j = 175 c 20 36 4 2 m fig. 5 gate ? source saturation voltage v gs,sat i d = 50 a, i d /i g = 40 , t j = 25 c i d = 50 a, i d /i g = 30 , t j = 175 c 3.42 3. 2 3 v fig. 7 dc current gain h fe v ds = 8 v, i d = 5 0 a , t j = 25 c v ds = 8 v, i d = 5 0 a , t j = 12 5 c v ds = 8 v, i d = 5 0 a , t j = 17 5 c 100 65 58 ? fig. 4 fwd forward voltage v f i f = 50 a, t j = 25 c i f = 50 a, t j = 175 c 1. 4 2. 1 1.8 3.0 v drain leakage current i dss v ds = 12 00 v, v gs = 0 v, t j = 25 c v ds = 12 00 v, v gs = 0 v, t j = 1 5 0 c v ds = 12 00 v, v gs = 0 v, t j = 17 5 c 10 0 200 5 0 0 a fig. 8 gate leakage current i s g v sg = 2 0 v, t j = 25 c 20 na parameter symbol conditions value unit notes min. typical max. input capacitance c is s v gs = 0 v, v d s = 8 00 v, f = 1 mhz 7 7 70 pf fig. 9 reverse transfer/output capacitance c rss /c oss v ds = 1 v, f = 1 mhz v ds = 400 v, f = 1 mhz v d s = 8 00 v, f = 1 mhz 3370 335 2 5 0 pf fig. 9 total output capacitance charge qoss v r = 400 v v r = 800 v 230 345 nc output capacitance stored energy e oss v gs = 0 v, v d s = 8 00 v, f = 1 mhz 1 0 0 j fig. 10 effective output capacitance, time related c os s ,tr i d = constant, v gs = 0 v, v ds = 0?800 v 430 pf effective output capacitance, energy related c os s ,er v gs = 0 v, v ds = 0?800 v 315 pf gate - source charge q gs v gs = - 5?3 v 65 nc gate - drain charge q gd v gs = 0 v, v ds = 0?800 v 3 4 5 nc gate charge - total q g 4 10 nc
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 3 of 12 b: sjt switching 1 1 ? all times are relative to the drain - source voltage v ds parameter symbol conditions value unit notes min. typical max. internal gate resistance ? on r g(int - on) v gs > 2 . 5 v , v ds = 0 v, t j = 17 5 oc 50 m turn o n delay time t d(o n ) t j = 25 oc, v ds = 8 00 v, i d = 5 0 a, resistive load refer to section v for additional driving information. 10 ns fall time , v ds t f 35 ns fig. 11, 13 turn o ff delay time t d(o ff) 35 ns rise time , v ds t r 20 ns fig. 12 , 14 turn o n delay time t d(o n ) t j = 17 5 oc, v ds = 8 00 v, i d = 5 0 a, resistive load 10 ns fall time , v ds t f 35 ns fig. 11 turn o ff delay time t d(o ff ) 65 ns rise time , v ds t r 15 ns fig. 12 turn - on energy per pulse e on t j = 25 oc, v ds = 8 00 v, i d = 5 0 a, inductive load refer to section v . 1450 j fig. 11, 13 turn - off energy per pulse e off 400 j fig. 12 , 14 total switching energy e t ot 1850 j turn - on energy per pulse e on t j = 17 5 oc, v ds = 8 00 v, i d = 5 0 a, inductive load 1410 j fig. 11 turn - off energy per pulse e off 400 j fig. 12 total switching energy e t ot 1810 j
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 4 of 12 section iv: figures a: static characteristic s figure 1: typical output characteristics at 25 c figure 2 : typi cal output characteristics at 1 50 c figure 3 : typical output characteristics at 175 c figure 4: dc current gain vs. drain current figure 5: on - resistance vs. gate current fig ure 6: normalized on- resistance vs. temperature
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 5 of 12 figure 7: typical gate ? source saturation voltage figure 8: typical blocking characteristics b: dynamic characteristic s figure 9: input, output, and reverse transfer capacitance figure 10: energy stored in output capacitance figure 11 : typical switching times and turn on energy losses vs. temperature figure 12 : typical switching times and turn o ff energy losses vs. temperature
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 6 of 12 figure 13 : typical switching times and turn on energy losses vs. drain current figure 14 : typical switching times and turn o ff energy losses vs. drain current c: current and power derating figure 15 : typical hard switched device power loss vs. switching frequency 2 figure 16: power derating curve figure 17: drain current derating vs. temperature figure 18: forward bias safe operating area at t c = 25 o c 2 ? representative values based on device conduction and switching loss. actual losses will depend on gate drive conditions, device load, and circuit topology.
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 7 of 12 figure 19: turn - off safe operating area figure 20: sjt transient thermal impedance figure 21: fwd transient thermal impedance figure 22: typical fwd forward characteristics
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 8 of 12 section v: driving the ga50sicp12 -227 drive topology gate drive power consumption switching frequency application emphasis availability ttl logic high low wide temperature range coming soon constant current medium medium wide temperature range coming soon high speed ? boost capacitor medium high fast switching production high speed ? boost inductor low high ultra fast switching coming soon proportional lowest high wide drain current range coming soon pulsed power medium n/a pulse power coming soon a: static ttl logic driving the ga50sicp12 - 227 may be driven with direct (5 v) ttl logic and current amplification. the amplified current level of the supply must meet or exceed the steady state gate current (i g,steady ) required to operate the ga50sicp12 - 227 . minimum i g,steady is dependent on the anticipated drain current i d through the sjt and the dc current gain h fe , it m ay be calculated from the following equation. an accurate value of the h fe may be read from figure 4 . an optional resistor r g may be used in series wi th the gate pin to trim i g,steady , also an optional capacitor c g may be added in parallel with r g to facilitate faster sjt switching if desired, further details on these options are given in the following section. ? ? , ?????? ? ? ? ?? ( ? , ? ? ) ? 1 . 5 figure 23 : ttl gate drive schematic b: high speed driving the sjt is a current controlled transistor which requires a positive gate current for turn - on and to remain in on - state. an idealized gate current waveform for ultra - fast swi tching of the sjt while maintaining low gate drive losses is shown in figure 24 , it features a positive current peak during turn - on, a negative current peak during turn - off, and continuous gate current during on - state. figure 24 : an idealized gate current waveform for fast switching of an sjt. an sjt is rapidly switched from its blocking state to on - state when the necessary ga te charge, q g , for turn - on is supplied by a burst of high gate current, i g,on , until the sjt gate - source capacitance, c gs , and gate - drain capacitance, c gd , are fully charged. ? ?? = ? ? , ?? ? ? 1 ? ?? ? ?? + ? ?? ttl gate signal 5 / 0 v ttl i/p 5 v d s g gr c g r g i g,steady
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 9 of 12 ideally, i g,on should terminate when the drain voltage falls to its on - state value in order to avoid unnecessary drive losses during the steady on - state. in practice, the rise time of the i g,on pulse is affected by the parasitic inductances, l par in the device package a nd drive circuit. a voltage developed across the parasitic inductance in the source path, l s , can de - bias the gate - source junction, when high drain currents begin to flow through the device. the voltage applied to the gate pin should be maintained high eno ugh, above the v gs ,sat ( see figure 7 ) level to counter these effects. a high negative peak current, - i g,off is recommended at the start of the turn - of f transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn - off. turn off can be achieved with v gs = 0 v, however a negative gate voltage v gs may be used in order to speed up the turn - off transition. gate return pin the optional gate return (gr) pin allows for a reduction of source path inductive and resistive coupling in the gate driver c onnection to the ga50sicp12 - 227. drain currents through the source pin during transient and steady state operation induce an u ndesirable source voltage in all power transistors due to unavoidable source pin inductance and resistance. this voltage can negatively affect gate drivin g performance, however the gate return pin allows for decoupling from these source current path effect s which results in faster switching and higher efficiency gate driving. b:1: high speed, low loss drive with boost capacitor, ga15iddjt22 - fr4 the ga50sicp12 - 227 may be driven using a high speed, low loss drive with boost capacitor topology in which multiple vol tage levels, a gate resistor, and a gate capacitor are used to provide fast switching current peaks at turn - on and turn - off and a continuous ga te current while in on - state. an evaluation gate drive board ( ga15iddjt22 - fr4 ) utilizing this topology is commercially available low - side driving, its datasheet provides additional details. figure 25 : topology of the ga15iddjt22- fr4 two voltage source gate driver. the ga15iddjt22 - fr4 evaluation board comes equipped with two on board gate drive resistors (rg1, rg2) pre - installed for an effective gate resistance 3 of rg = 0.7 ?. it may be necessary for the user to reduce rg1 and /or rg2 under high drain current conditions for safe operation of the ga50sicp12 - 227 . the steady state current supplied to the gate pin of the ga50sicp12 - 227 with on - board rg = 0.7 ?, is shown in figure 26 . the maximum allowable safe value of rg for the user?s required drain current can be read from figure 27 . for the ga50sicp12 - 227, r g must be reduced or shorted for i d ~ 60 a for safe operation with the ga15iddjt22 - fr4 . for operation at i d ~ 60 a, r g may be calculated from the following equati on, which contains the dc current gain h fe and the gate - source saturation voltage v gs,sat ( figure 7 ). ? ? , ??? = ? 4 . 7 ? ? ? ?? , ??? ? ? ? ?? ( ? , ? ? ) ? ? ? 1 . 5 ? 0 . 1 i g ga15iddjt22-fr4 gate driver board d s g gr cg2 gate signal v gh d1 r5 r1 u4 v gl v ee v gl x2 v gh x1 v ee c2 c1 v ee u2 v gl v ee cg1 rg1 rg2 r2 c5 c21 c8 c9 c6 c7 +12 v +12 v vcc high vcc high rtn vcc low vcc low rtn signal signal rtn r3 r4 u1 u3 c4 v gl v ee c10 r6
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 10 of 12 figure 26 : typical steady state gate current supplied by the ga15iddjt22 - fr4 board for the ga50sicp12 - 227 with the on board resistance of 0.7 ? figure 27 : maximum gate resistance for safe operation of the ga50sicp12 - 227 at different drain currents using the ga15iddjt22 - fr4 board. b:2: high speed, low loss drive with boost inductor a high speed, low - loss driver with boost inductor is also capable of driving th e ga50sicp12 - 227 at high - speed. it utilizes a gate drive inductor instead of a capacitor to provide the high - current gate current pulses i g,on and i g,off . during operation, inductor l is charged to a specified i g,on current value then made to discharge i l into the sjt gate pin using logic control of s 1 , s 2 , s 3 , and s 4 , as shown in figure 28 . after turn on, while the device remains on the necessary steady state gate current i g,steady is supplied from source v cc through r g . please refer to the article ?a current - source concept for fast and efficient driving of silicon carbide transistors by dr. jacek r?bkowski for additional information on this driving topology. 4 figure 28 : simplified inductive pulsed drive topology 3 ? r g = (1/ rg1 +1/rg2) -1 . driver is pre - installed with rg1 = 2.2 ?, rg2 = 1.0 ? 4 ? archives of electrical engineering. volume 62, issue 2, pages 333 ? 343, issn (print) 0004 - 0746, doi: 10.2478/aee - 2013 - 0026 , june 2013 l r g v ee v cc v ee s 1 s 2 s 3 s 4 d s g gr
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 11 of 12 c: proporti onal gate current driving for applications in which the ga50sicp12 - 227 will operate over a wide range of drain current conditions, it may be beneficial to drive the device using a proportional gate drive topology to optimize gate drive power consumption. a proportional gate driver relies on instantaneous drain current i d feedback to vary the steady state gate current i g,steady supplied to the ga 100 sicp 2 - 227 c:1: voltage controlled proportional driver the voltage controlled proportional driver relies on a gate d rive ic to detect the ga50sicp12 - 227 drain - source voltage v ds during on - state to sense i d . the gate drive ic will then increase or decrease i g,steady in response to i d . this allows i g,steady , and thus the gate drive power consumption, to be reduced while i d is relatively low or for i g,steady to increase when is i d higher. a high voltage diode connected between the drain and sense protects the ic from high - voltage when the driver and ga50sicp12 - 227 are in off - state. a simplified version of this topology is shown in figure 29 , additional information will be available in the future at http://www.genesicsemi.com/commercial - sic/sic - junction - transistors/ figure 29 : simplified voltage controlled proportional driver c:2: current controlled proportional driver the current controlled proportional driver relies on a low - loss transformer in the drain or source path to provide feedback i d of the ga50sicp12 - 227 during on - state to supply i g,steady into the device gate. i g,steady will then increase or decrease in response to i d at a fixed forced current gain which is set be the turns ratio of the transformer, h force = i d / i g = n 2 / n 1 . ga50sicp12 - 227 is initially turned - on using a gate current pulse supplied into an rc drive circuit to allow i d current to begin flowing. this topology allows i g,steady , and thus the gate drive power consumption, to be reduced while i d is relatively low or for i g,steady to increase when is i d higher. a simplified version of this topology is shown in figure 30 , additional information will be available in the future at ht tp://www.genesicsemi.com/commercial - sic/sic - junction - transistors/. figure 30 : simplified current controlled pr oportional driver proportional gate current driver gate signal i g,steady hv diode sense signal output d s g gr n 2 n 2 n 1 n 3 gate signal d s g gr
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 12 of 12 section vi: package dimensions s o t - 2 2 7 package outline note 1. controlled dimension is inch. dimension in bracket is millimeter. 2. dimensions do not include end flash, mold flash, material protrusions revision history date revision comments supersedes 2015/12/07 1 updated electrical characteristics 2015/03/26 0 initial release published by genesic semiconductor, inc. 43670 trade center place suite 155 dulles, va 20166 genesic semiconductor, inc. reserves right to make changes to the product specifications and data in this document without notice . genesic disclaims all and any warranty and liability arising out of use or application of any product. no license, express or implied to any intellectual property rights is granted by this document. unless otherw ise expressly indicated, genesic products are not designed, tested or authorized for use in life - saving, medical, aircraft n avigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in deat h, pers onal injury and/or property damage. 1.240 (31 .5) 1.255 (31.88) 0.310 (7 .87) 0.322 (8 .18) r 3.97 0.163 (4.14) 0.169 (4 .29) ? 0.163 (4.14) 0.169 ( 4.29) 0.186 (4 .72) 0.191 (4 .85) 0.165 (4.19) 0.169 (4 .29) 0.588 (14 .9) 0.594 (15.09) 1.186 (30.1) 1.192 (30.28 ) 1.494 (37.9) 1.504 (38.20) 0.108 (2 .74) 0.124 (3 .15) 0.372 (9 .45) 0.378 (9 .60) 0.472 (11 .9) 0.480 (12 .19) 0.030 (0.76 ) 0.033 (0.84) 0.495 (12 .5) 0.506 (12.85) 0.990 (25.1 ) 1.000 (25 .40) 1.049 (26.6 ) 1.059 (26 .90) 0.080 (2.03) 0.084 (2 .13) 0.164 (4.16) 0.174 (4. 42) m4 0.172 (4 .37) 0.234 (5 .94)
ga50sicp12 - 227 dec 2015 latest version of this datasheet at: http://www.genesicsemi.com/commercial - sic/sic - modules - copack/ pg 1 of 1 section vii: spice model parameters this is a secure document. please copy this code from the spice model pdf file on our website (http:// www.genesicsemi.com/images/products_sic/igbt_copack/ga50sicp12- 227_spice.pdf ) into ltspice (version 4) software for simulation of the ga50 sicp 12-2 2 7 . * model of genesic semiconductor inc. * $revision: 2 .0 $ * $date: 07- dec- 2015 $ * * genesic semiconductor inc. * 43670 trade center place ste. 155 * dulles, va 20166 * * copyright (c) 2015 genesic semiconductor inc. * all rights reserved * * these models are provided "as is, where is, and with no warranty * of any kind either expressed or implied, including but not limited * to any implied warranties of merchantability and fitness for a * particular purpose." * models accurate up to 2 times rated drain current. * * start of ga50sicp12- 227 spice model * .subckt ga50sipc12 drain gate source q1 drain gate source ga50sipc12_q d1 source drain ga50sipc12_d1 d2 source drain ga50sipc12_d2 * .model ga50sipc12_q npn + is 9.833e- 48 ise 1.073e- 26 eg 3.23 + bf 110 br 0.55 ikf 9000 + nf 1 ne 2 rb 0.95 + re 0.005 rc 0.014 cjc 2.120e - 9 + vjc 2.8346 mjc 0.4846 cje 6.026e- 09 + vje 3.1791 mje 0.5295 xti 3 + xtb - 1.5 trc1 9.0e- 03 mfg genesic_semi + irb 0.005 rbm 0.073 .model ga50sipc12_d1 d + is 1.99e- 16 rs 0.015652965 n 1 + ikf 1000 eg 1.2 xti 3 + trs1 0.0042 trs2 1.3e- 05 cjo 3.86e- 09 + vj 1.362328465 m 0.48198551 fc 0.5 + tt 1.00e- 10 iave 50 .model ga50sipc12_d2 d + is 1.54e- 19 rs 0.1 n 3.941 + eg 3.23 trs1 - 0.004 ikf 19 + xti 0 fc 0.5 tt 0 .ends * end of ga50sicp12- 227 spice model

▲Up To Search▲

Price & Availability of GA50SICP12-227-15

	To Download GA50SICP12-227-15 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .